Test Generation for Highly Sequential Scan-Testable Circuits Through Logic Transformation.

M. Ray Mercer, Vishwani D. Agrawal, Carlos M. Roman

Browse the full ITC paper archive.