Redundancy Test for 1 Mbit DRAM Using Multi-Bit-Test Mode.

Yasumasa Nishimura, Mitsuhiro Hamada, Hideto Hidaka, Hideyuki Ozaki, Kazuyasu Fujishima, Y. Hayasaka

Browse the full ITC paper archive.