Logic Design Verification Using Automated Test Generation.

Tohru Sasaki, Shunichi Kato, Nobuyoshi Nomizu, Hidetoshi Tanaka

Browse the full ITC paper archive.