Core-Based Scan Architecture for Silicon Debug.

Bart Vermeulen, Tom Waayers, Sandeep Kumar Goel

Browse the full ITC paper archive.