Bayesian model fusion: Enabling test cost reduction of analog/RF circuits via wafer-level spatial variation modeling.

Shanghang Zhang, Xin Li, Ronald D. Blanton, Jos Machado da Silva, John M. Carulli Jr., Kenneth M. Butler

Browse the full ITC paper archive.