Drowsy instruction caches: leakage power reduction using dynamic voltage scaling and cache sub-bank prediction.

Nam Sung Kim, Krisztin Flautner, David T. Blaauw, Trevor N. Mudge

Browse the full MICRO paper archive.