Optimal Dual-VT Design in Sub-100 Nanometer PDSOI and Double-Gate Technologies.

Aditya Bansal, Jae-Joon Kim, Keunwoo Kim, Saibal Mukhopadhyay, Ching-Te Chuang, Kaushik Roy

Browse the full VLSID paper archive.