Testable Design of Sequential Circuits with Improved Fault Efficiency.

Debesh Kumar Das, Bhargab B. Bhattacharya, Satoshi Ohtake, Hideo Fujiwara

Browse the full VLSID paper archive.