Reducing SoC Test Time and Test Power in Hierarchical Scan Test : Scan Architecture and Algorithms.

V. R. Devanathan, C. P. Ravikumar, V. Kamakoti

Browse the full VLSID paper archive.