Skip to content

TWTXBB: A Low Latency, High Throughput Multiplier Architecture Using a New 4 --> 2 Compressor.

Debabrata Ghosh, S. K. Nandy, K. Parthasarathy

Year1994
ProceedingsVLSI Design

Browse the full VLSID paper archive.