Skip to content

A Test Generator for Segment Delay Faults.

Keerthi Heragu, Janak H. Patel, Vishwani D. Agrawal

Year1999
ProceedingsVLSI Design

Browse the full VLSID paper archive.