Fault Coverage and Fault Efficiency of Transistor Shorts using Gate-Level Simulation and Test Generation.

Yoshinobu Higami, Kewal K. Saluja, Hiroshi Takahashi, Yuzo Takamatsu

Browse the full VLSID paper archive.