Skip to content

Combinational Test Generation for Acyclic SequentialCircuits using a Balanced ATPG Model.

Yong Chang Kim, Kewal K. Saluja, Vishwani D. Agrawal

Year2001
ProceedingsVLSI Design

Browse the full VLSID paper archive.