Synthesis of asynchronous circuits for stuck-at and robust path delay fault testability.

Steven M. Nowick, Niraj K. Jha, Fu-Chiung Cheng

Browse the full VLSID paper archive.