Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
VLSID
/
Paper
Technology Impacts on Sub-90nm CMOS Circuit Design and Design Methodologies.
Ruchir Puri
,
Tanay Karnik
,
Rajiv V. Joshi
Venue
National
VLSID
Year
2006
Proceedings
VLSI Design
DBLP record
conf/vlsid/PuriKJ06 ↗
Browse the full
VLSID paper archive
.