Variable Input Delay CMOS Logic for Low Power Design.

Tezaswi Raja, Vishwani D. Agrawal, Michael L. Bushnell

Browse the full VLSID paper archive.