An Input Stage for the Implementation of Low-Voltage Rail to Rail Offset Compensated CMOS Comparators.

Jaime Ramrez-Angulo, Lalitha Mohana Kalyani-Garimella, Annajirao Garimella, Sri Raga Sudha Garimella, Antonio J. Lpez-Martn, Ramn Gonzlez Carvajal

Browse the full VLSID paper archive.