Formal Verification Using Bounded Model Checking: SAT versus Sequential ATPG Engines.

Daniel G. Saab, Jacob A. Abraham, Vivekananda M. Vedula

Browse the full VLSID paper archive.