The Retiming of Single-Phase Clocked Circuits Containing Level-Sensitive Latches.

Prashant Saxena, Peichen Pan, C. L. Liu

Browse the full VLSID paper archive.