A Three-Tier Assertion Technique for Spice Verification of Transistor Level Timing Analysis.

Savithri Sundareswaran, David T. Blaauw, Abhijit Dharchoudhury

Browse the full VLSID paper archive.