Skip to content

A High Throughput Multiplier Design Exploiting Input Based Statistical Distribution in Completion Delays.

Ravi Tej Uppu, Ravi Kanth Uppu, Adit D. Singh, Abhijit Chatterjee

Year2013
ProceedingsVLSI Design

Browse the full VLSID paper archive.