Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
VLSID
/
Paper
Reversible Logic Synthesis with Output Permutation.
Robert Wille
,
Daniel Groe
,
Gerhard W. Dueck
,
Rolf Drechsler
Venue
National
VLSID
Year
2009
Proceedings
VLSI Design
DBLP record
conf/vlsid/WilleGDD09 ↗
Browse the full
VLSID paper archive
.