Modeling and Testing of SRAM for New Failure Mechanisms Due to Process Variations in Nanoscale CMOS.

Qikai Chen, Hamid Mahmoodi-Meimand, Swarup Bhunia, Kaushik Roy

Browse the full VTS paper archive.