Skip to content

Genetic-algorithm-based test generation for current testing of bridging faults in CMOS VLSI circuits.

Terry Lee, Ibrahim N. Hajj, Elizabeth M. Rudnick, Janak H. Patel

Year1996
ProceedingsVTS

Browse the full VTS paper archive.