An analysis and testing of operation induced faults in MOS VLSI.

Rochit Rajsuman, Anura P. Jayasumana, Yashwant K. Malaiya, Juney Park

Browse the full VTS paper archive.