TAO-BIST: A Framework for Testability Analysis and Optimizationb of RTL Circuits for BIST.

Srivaths Ravi, Ganesh Lakshminarayana, Niraj K. Jha

Browse the full VTS paper archive.