A BIST Scheme for FPGA Interconnect Delay Faults.

Chun-Chieh Wang, Jing-Jia Liou, Yen-Lin Peng, Chih-Tsun Huang, Cheng-Wen Wu

Browse the full VTS paper archive.