Skip to content

Alexandru Nicolau

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

107

Venues

32

Active years

1981–2025

Best venue rank

A*

Where they publish

Papers

107 indexed papers, newest first.

YearVenueTitleAuthors
2025EMNLPGrammar Pruning: Enabling Low-Latency Zero-Shot Task-Oriented Language Models for Edge AI.Octavian Alexandru Trifan, Jason Lee Weber, Marc Titus Trifan, Alexandru Nicolau, Alexander V. Veidenbaum
2024IJCNNEnhanced Detection of Transdermal Alcohol Levels Using Hyperdimensional Computing on Embedded Devices.Manuel E. Segura, Pere Vergs, Justin Tian Jin Chen, Ramesh Arangott, Angela Kristine Garcia, Laura Garcia Reynoso, Alexandru Nicolau, Tony Givargis, Sergio Gago Masagu
2024IJCNNMolecular Classification Using Hyperdimensional Graph Classification.Pere Vergs, Igor Nunes, Mike Heddes, Tony Givargis, Alexandru Nicolau
2023DACAn Extension to Basis-Hypervectors for Learning from Circular Data in Hyperdimensional Computing.Igor Nunes, Mike Heddes, Tony Givargis, Alexandru Nicolau
2023RTCSAAccelerating Permute and N-Gram Operations for Hyperdimensional Learning in Embedded Systems.Pere Vergs, Igor Nunes, Mike Heddes, Tony Givargis, Alexandru Nicolau
2022DACHyperdimensional hashing: a robust and efficient dynamic hash table.Mike Heddes, Igor Nunes, Tony Givargis, Alexandru Nicolau, Alexander V. Veidenbaum
2022DATEGraphHD: Efficient graph classification using hyperdimensional computing.Igor Nunes, Mike Heddes, Tony Givargis, Alexandru Nicolau, Alexander V. Veidenbaum
2019FPGAAFFIX: Automatic Acceleration Framework for FPGA Implementation of OpenVX Vision Algorithms.Sajjad Taheri, Payman Behnam, Eli Bozorgzadeh, Alexander V. Veidenbaum, Alexandru Nicolau
2018FCCMAcceleration Framework for FPGA Implementation of OpenVX Graph Pipelines.Sajjad Taheri, Jin Heo, Payman Behnam, Jeffrey Chen, Alexander V. Veidenbaum, Alexandru Nicolau
2018MMSysOpenCV.js: computer vision processing for the open web platform.Sajjad Taheri, Alexander V. Veidenbaum, Alexandru Nicolau, Ningxin Hu, Mohammad R. Haghighat
2015DACSmartBalance: a sensing-driven linux load balancer for energy efficiency of heterogeneous MPSoCs.Santanu Sarma, Tiago Mck, Luis Angel D. Bathen, Nikil D. Dutt, Alexandru Nicolau
2015DATECyberphysical-system-on-chip (CPSoC): a self-aware MPSoC paradigm with cross-layer virtual sensing and actuation.Santanu Sarma, Nikil D. Dutt, Puneet Gupta, Nalini Venkatasubramanian, Alexandru Nicolau
2014ICSAuthor retrospective for aKemal Ebcioglu, Alexandru Nicolau
2014NPCA Compilation and Run-Time Framework for Maximizing Performance of Self-scheduling Algorithms.Yizhuo Wang, Laleh Aghababaie Beni, Alexandru Nicolau, Alexander V. Veidenbaum, Rosario Cammarota
2013CCOn the Determination of Inlining Vectors for Program Optimization.Rosario Cammarota, Alexandru Nicolau, Alexander V. Veidenbaum, Arun Kejariwal, Debora Donato, Mukund Madhugiri
2013ICSImproving numerical accuracy for non-negative matrix multiplication on GPUs using recursive algorithms.Matthew Badin, Paolo D'Alberto, Lubomir Bic, Michael B. Dillencourt, Alexandru Nicolau
2013ISPDCEffective Evaluation of Multi-core Based Systems.Rosario Cammarota, Laleh Aghababaie Beni, Alexandru Nicolau, Alexander V. Veidenbaum
2012HiPCA fault tolerant self-scheduling scheme for parallel loops on shared memory systems.Yizhuo Wang, Alexandru Nicolau, Rosario Cammarota, Alexander V. Veidenbaum
2011SBAC-PADImproving the Accuracy of High Performance BLAS Implementations Using Adaptive Blocked Algorithms.Matthew Badin, Paolo D'Alberto, Lubomir Bic, Michael B. Dillencourt, Alexandru Nicolau
2010ISPDCPretty Good Accuracy in Matrix Multiplication with GPUs.Matthew Badin, Lubomir Bic, Michael B. Dillencourt, Alexandru Nicolau
2009ICPPEfficient Scheduling of Nested Parallel Loops on Multi-Core Systems.Arun Kejariwal, Alexandru Nicolau, Alexander V. Veidenbaum, Utpal Banerjee, Constantine D. Polychronopoulos
2009ICSSynchronization optimizations for efficient execution on multi-cores.Alexandru Nicolau, Guangqiang Li, Alexander V. Veidenbaum, Arun Kejariwal
2009PPoPPTechniques for efficient placement of synchronization primitives.Alexandru Nicolau, Guangqiang Li, Arun Kejariwal
2009SYSTORCache-aware partitioning of multi-dimensional iteration spaces.Arun Kejariwal, Alexandru Nicolau, Utpal Banerjee, Alexander V. Veidenbaum, Constantine D. Polychronopoulos
2008PPoPPCache-aware iteration space partitioning.Arun Kejariwal, Alexandru Nicolau, Utpal Banerjee, Alexander V. Veidenbaum, Constantine D. Polychronopoulos
2007CASESA simplified java bytecode compilation system for resource-constrained embedded processors.Carmen Badea, Alexandru Nicolau, Alexander V. Veidenbaum
2007ICSAdaptive Strassen's matrix multiplication.Paolo D'Alberto, Alexandru Nicolau
2007PPoPPTight analysis of the performance potential of thread speculation using spec CPU 2006.Arun Kejariwal, Xinmin Tian, Milind Girkar, Wei Li, Sergey Kozhukhov, Utpal Banerjee, Alexandru Nicolau, Alexander V. Veidenbaum, Constantine D. Polychronopoulos
2007SIGMETRICSComparative characterization of SPEC CPU2000 and CPU2006 on Itanium architecture.Arun Kejariwal, Gerolf Hoflehner, Darshan Desai, Daniel M. Lavery, Alexandru Nicolau, Alexander V. Veidenbaum
2006DATESoftware annotations for power optimization on mobile devices.Radu Cornea, Alexandru Nicolau, Nikil D. Dutt
2006EuroParProbablistic Self-Scheduling.Milind Girkar, Arun Kejariwal, Xinmin Tian, Hideki Saito, Alexandru Nicolau, Alexander V. Veidenbaum, Constantine D. Polychronopoulos
2006ICPPHistory-aware Self-Scheduling.Arun Kejariwal, Alexandru Nicolau, Constantine D. Polychronopoulos
2006ICSLightweight lock-free synchronization methods for multithreading.Arun Kejariwal, Hideki Saito, Xinmin Tian, Milind Girkar, Wei Li, Utpal Banerjee, Alexandru Nicolau, Constantine D. Polychronopoulos
2006ICSOn the performance potential of different types of speculative thread-level parallelism: The DL version of this paper includes corrections that were not made available in the printed proceedings.Arun Kejariwal, Xinmin Tian, Wei Li, Milind Girkar, Sergey Kozhukhov, Hideki Saito, Utpal Banerjee, Alexandru Nicolau, Alexander V. Veidenbaum, Constantine D. Polychronopoulos
2006SPAAA general approach for partitioning N-dimensional parallel nested loops with conditionals.Arun Kejariwal, Alexandru Nicolau, Hideki Saito, Xinmin Tian, Milind Girkar, Utpal Banerjee, Constantine D. Polychronopoulos
2005CASESEquivalence checking of arithmetic expressions using fast evaluation.Mohammad Ali Ghodrat, Tony Givargis, Alexandru Nicolau
2005DATEPBExplore: A Framework for Compiler-in-the-Loop Exploration of Partial Bypassing in Embedded Processors.Aviral Shrivastava, Nikil D. Dutt, Alexandru Nicolau, Eugene Earlie
2005EMSOFTHigh performance annotation-aware JVM for Java cards.Ana Azevedo, Arun Kejariwal, Alexander V. Veidenbaum, Alexandru Nicolau
2005ISPDCAn Efficient Load Balancing Scheme for Grid-based High Performance Scientific Computing.Arun Kejariwal, Alexandru Nicolau
2005PPoPPA novel approach for partitioning iteration spaces with variable densities.Arun Kejariwal, Alexandru Nicolau, Utpal Banerjee, Constantine D. Polychronopoulos
2004DACProxy-based task partitioning of watermarking algorithms for reducing energy consumption in mobile devices.Arun Kejariwal, Sumit Gupta, Alexandru Nicolau, Nikil D. Dutt, Rajesh Gupta
2004DATENetwork Topology Exploration of Mesh-Based Coarse-Grain Reconfigurable Architectures.Nikhil Bansal, Sumit Gupta, Nikil D. Dutt, Alexandru Nicolau, Rajesh Gupta
2004DATELoop Shifting and Compaction for the High-Level Synthesis of Designs with Complex Control Flow.Sumit Gupta, Nikil D. Dutt, Rajesh Gupta, Alexandru Nicolau
2004FPLInterconnect-Aware Mapping of Applications to Coarse-Grain Reconfigurable Architectures.Nikhil Bansal, Sumit Gupta, Nikil D. Dutt, Alexandru Nicolau, Rajesh K. Gupta
2004MASCOTSCaching Values in the Load Store Queue.Dan Nicolaescu, Alexander V. Veidenbaum, Alexandru Nicolau
2003DATEDynamic Conditional Branch Balancing during the High-Level Synthesis of Control-Intensive Designs.Sumit Gupta, Nikil D. Dutt, Rajesh K. Gupta, Alexandru Nicolau
2003DATEReducing Power Consumption for High-Associativity Data Caches in Embedded Processors.Dan Nicolaescu, Alexander V. Veidenbaum, Alexandru Nicolau
2003ICCDInterface Synthesis using Memory Mapping for an FPGA Platform.Manev Luthra, Sumit Gupta, Nikil D. Dutt, Rajesh K. Gupta, Alexandru Nicolau
2003ISLPEDReducing data cache energy consumption via cached load/store queue.Dan Nicolaescu, Alexander V. Veidenbaum, Alexandru Nicolau
2003VLSIDSPARK: A High-Lev l Synthesis Framework For Applying Parallelizing Compiler Transformations.Sumit Gupta, Nikil D. Dutt, Rajesh K. Gupta, Alexandru Nicolau
2002DACCoordinated transformations for high-level synthesis of high performance microprocessor blocks.Sumit Gupta, Nick Savoiu, Nikil D. Dutt, Rajesh K. Gupta, Alexandru Nicolau, Timothy Kam, Michael Kishinevsky, Shai Rotem
2002DATEProfile-Based Dynamic Voltage Scheduling Using Program Checkpoints.Ana Azevedo, Ilya Issenin, Radu Cornea, Rajesh Gupta, Nikil D. Dutt, Alexander V. Veidenbaum, Alexandru Nicolau
2002DATEMemory System Connectivity Exploration.Peter Grun, Nikil D. Dutt, Alexandru Nicolau
2002DATEAn Efficient Compiler Technique for Code Size Reduction Using Reduced Bit-Width ISAs.Ashok Halambi, Aviral Shrivastava, Partha Biswas, Nikil D. Dutt, Alexandru Nicolau
2002DATEAutomatic Verification of In-Order Execution In Microprocessors with Fragmented Pipelines and Multicycle Functional Units.Prabhat Mishra, Nikil D. Dutt, Alexandru Nicolau, Hiroyuki Tomiyama
2002DATEPower Savings in Embedded Processors through Decode Filer Cache.Weiyu Tang, Rajesh K. Gupta, Alexandru Nicolau
2002VLSIDAutomatic Modeling and Validation of Pipeline Specifications Driven by an Architecture Description Language.Prabhat Mishra, Hiroyuki Tomiyama, Ashok Halambi, Peter Grun, Nikil D. Dutt, Alexandru Nicolau
2001ASPDACNew directions in compiler technology for embedded systems (embedded tutorial).Nikil D. Dutt, Alexandru Nicolau, Hiroyuki Tomiyama, Ashok Halambi
2001DACSpeculation Techniques for High Level Synthesis of Control Intensive Designs.Sumit Gupta, Nick Savoiu, Sunwoo Kim, Nikil D. Dutt, Rajesh K. Gupta, Alexandru Nicolau
2001DATEAccess pattern based local memory customization for low power embedded systems.Peter Grun, Nikil D. Dutt, Alexandru Nicolau
2001ICCDDesign of a Predictive Filter Cache for Energy Savings in High Performance Processor Architectures.Weiyu Tang, Rajesh K. Gupta, Alexandru Nicolau
2001VLSIDProcessor-Memory Co-Exploration driven by a Memory-Aware Architecture Description Language.Prabhat Mishra, Peter Grun, Nikil D. Dutt, Alexandru Nicolau
2000DACMemory aware compilation through accurate timing extraction.Peter Grun, Nikil D. Dutt, Alexandru Nicolau
2000DATEArchitecture Exploration of Parameterizable EPIC SOC Architectures.Ashok Halambi, Radu Cornea, Peter Grun, Nikil D. Dutt, Alexandru Nicolau
2000ICCADMIST: An Algorithm for Memory Miss Traffic Management.Peter Grun, Nikil D. Dutt, Alexandru Nicolau
2000ICSUsing profiling to reduce branch misprediction costs on a dynamically scheduled processor.Srinivas Mantripragada, Alexandru Nicolau
1999CCThe Design of the PROMIS Compiler.Hideki Saito, Nicholas Stavrakos, Steven Carroll, Constantine D. Polychronopoulos, Alexandru Nicolau
1999DATEEXPRESSION: A Language for Architecture Exploration through Compiler/Simulator Retargetability.Ashok Halambi, Peter Grun, Vijay Ganesh, Asheesh Khare, Nikil D. Dutt, Alexandru Nicolau
1999ICSAdapting cache line size to application behavior.Alexander V. Veidenbaum, Weiyu Tang, Rajesh K. Gupta, Alexandru Nicolau, Xiaomei Ji
1998DATEData Cache Sizing for Embedded Processor Applications.Preeti Ranjan Panda, Nikil D. Dutt, Alexandru Nicolau
1997DATEEfficient utilization of scratch-pad memory in embedded processor applications.Preeti Ranjan Panda, Nikil D. Dutt, Alexandru Nicolau
1997ICCADExploiting off-chip memory access modes in high-level synthesis.Preeti Ranjan Panda, Nikil D. Dutt, Alexandru Nicolau
1997ICCDA Data Alignment Technique for Improving Cache Performance.Preeti Ranjan Panda, Hiroshi Nakamura, Nikil D. Dutt, Alexandru Nicolau
1995DATEIncorporating compiler feedback into the design of ASIPs.Frederick Onion, Alexandru Nicolau, Nikil D. Dutt
1994DACMinimization of Memory Traffic in High-Level Synthesis.David J. Kolson, Alexandru Nicolau, Nikil D. Dutt
1994ICCADIntegrating program transformations in the memory-based synthesis of image and video algorithms.David J. Kolson, Alexandru Nicolau, Nikil D. Dutt
1994ICPPPartitioning of Variables for Multiple-Register-File VLIW Architectures.Andrea Capitanio, Nikil D. Dutt, Alexandru Nicolau
1994ICPPA Framework for Data Dependence Testing in the Presence of Pointers.Joseph Hummel, Laurie J. Hendren, Alexandru Nicolau
1994PLDIA General Data Dependence Test for Dynamic, Pointer-Based Data Structures.Joseph Hummel, Laurie J. Hendren, Alexandru Nicolau
1994VLSIDUltra Fine-Grain Template-Driven Synthesis.David J. Kolson, Nikil D. Dutt, Alexandru Nicolau
1993DACHigh-Level Synthesis of Scalable Architectures for IIR Filters using Multichip Modules.Haigeng Wang, Nikil D. Dutt, Alexandru Nicolau, Kai-Yeung Siu
1993ICPPTrailblazing: A Hierarchical Approach to Percolation Scheduling.Alexandru Nicolau, Steven Novack
1993VLSIDHarmonic Scheduling: A Technique for Scheduling Beyond Loop-Carried Dependencies.Haigeng Wang, Nikil D. Dutt, Alexandru Nicolau
1992ICPPApplying an Abstract Data Structure Description Approach to Parallelizing Scientific Pointer Programs.Joseph Hummel, Laurie J. Hendren, Alexandru Nicolau
1992ICPPAn Efficient Global Resource Constrained Technique for Exploiting Instruction Level Parallelism.Alexandru Nicolau, Steven Novack
1992ICSSpeedup of band linear recurrences in the presence of resource constraints.Haigeng Wang, Alexandru Nicolau
1992MICROPartitioned register files for VLIWs: a preliminary analysis of tradeoffs.Andrea Capitanio, Nikil D. Dutt, Alexandru Nicolau
1992PLDIAbstractions for Recursive Pointer Data Structures: Improving the Analysis of Imperative Programs.Laurie J. Hendren, Joseph Hummel, Alexandru Nicolau
1991DACIncremental Tree Height Reduction for High Level Synthesis.Alexandru Nicolau, Roni Potasman
1991ICPPA Percolation Based VLIW Architecture.Arthur Abnous, Roni Potasman, Nader Bagherzadeh, Alexandru Nicolau
1991ICPPA Mapping Strategy for MIMD Computers.Jiyuan Yang, Lubomir Bic, Alexandru Nicolau
1991MICROA New Technique for Induction Variable Removal.Haigeng Wang, Alexandru Nicolau, Roni Potasman
1991PPoPPOptimal Schedules for Parallel Prefix Computation with Bounded Resources.Alexandru Nicolau, Haigeng Wang
1990DACPercolation Based Synthesis.Roni Potasman, Joseph Lis, Alexandru Nicolau, Daniel Gajski
1990ICPPParallelizing Non-Vectorizable Loops for MIMD Machines.Ki-Chang Kim, Alexandru Nicolau
1990MICRORealistic scheduling: compaction for pipelined architectures.Alexandru Nicolau, Roni Potasman
1989ICPPParallelizing Programs with Recursive Data Structures.Laurie J. Hendren, Alexandru Nicolau
1989ICSA global resource-constrained parallelization technique.Kemal Ebcioglu, Alexandru Nicolau
1989ICSIntererence analysis tools for parallelizing programs with recursive data structures.Laurie J. Hendren, Alexandru Nicolau
1988ESOPPerfect Pipelining: A New Loop Parallelization Technique.Alexander Aiken, Alexandru Nicolau
1988PLDIOptimal Loop Parallelization.Alexander Aiken, Alexandru Nicolau
1987ICSLoop Quantization or Unwinding Done Right.Alexandru Nicolau
1986MICROA development environment for horizontal microcode programs.Alexander Aiken, Alexandru Nicolau
1985ICPPUniform Parallelism Exploitation in Ordinary Programs.Alexandru Nicolau
1985MICROEfficient hardware for multiway jumps and pre-fetches.Kevin Karplus, Alexandru Nicolau
1984PLDIParallel processing: a smart compiler and a dumb machine (with retrospective)Joseph A. Fisher, John R. Ellis, John C. Ruttenberg, Alexandru Nicolau
1981MICROUsing an oracle to measure potential parallelism in single instruction stream programs.Alexandru Nicolau, Joseph A. Fisher