Skip to content

Olivier Hron

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

13

Venues

5

Active years

2003–2019

Best venue rank

C

Where they publish

Papers

13 indexed papers, newest first.

YearVenueTitleAuthors
2019IOLTSEstimation of oxide breakdown effects by fault injection.Chiara Sandionigi, Olivier Hron
2016IOLTSFine-grain analysis of the parameters involved in aging of digital circuits.Boukary Ouattara, Olivier Hron, Chiara Sandionigi
2015IOLTSIdentifying aging-aware representative paths in processors.Chiara Sandionigi, Olivier Hron
2013IOLTSWhen processors get old: Evaluation of BTI and HCI effects on performance and reliability.Chiara Sandionigi, Olivier Hron, Clement Bertolini, Raphal David
2012IOLTSRelation between HCI-induced performance degradation and applications in a RISC processor.Clement Bertolini, Olivier Hron, Nicolas Ventroux, Franois Marc
2011VTSImpact of the application activity on intermittent faults in embedded systems.Julien Guilhemsang, Olivier Hron, Nicolas Ventroux, Olivier Goncalves, Alain Giulieri
2010IOLTSAnalysis of on-line self-testing policies for real-time embedded multiprocessors in DSM technologies.Olivier Hron, Julien Guilhemsang, Nicolas Ventroux, Alain Giulieri
2010SBAC-PADHigh Level Power and Energy Exploration Using ArchC.Tushar Gupta, Clement Bertolini, Olivier Hron, Nicolas Ventroux, Thomas Zimmer, Franois Marc
2005FPLOn the Reliability Evaluation of SRAM-Based FPGA Designs.Olivier Hron, Talal Arnaout, Hans-Joachim Wunderlich
2004ETSManufacturing-oriented testing of delay faults in the logic architecture of symmetrical FPGAs.Patrick Girard, Olivier Hron, Serge Pravossoudovitch, Michel Renovell
2004IOLTSBIST of Delay Faults in the Logic Architecture of Symmetrical FPGAs.Patrick Girard, Olivier Hron, Serge Pravossoudovitch, Michel Renovell
2003ETSRequirements for delay testing of look-up tables in SRAM-based FPGAs.Patrick Girard, Olivier Hron, Serge Pravossoudovitch, Michel Renovell
2003IOLTSDefect Analysis for Delay-Fault BIST in FPGAs.Patrick Girard, Olivier Hron, Serge Pravossoudovitch, Michel Renovell