Manufacturing-oriented testing of delay faults in the logic architecture of symmetrical FPGAs.
Patrick Girard, Olivier Hron, Serge Pravossoudovitch, Michel Renovell
Browse the full ETS paper archive.
Patrick Girard, Olivier Hron, Serge Pravossoudovitch, Michel Renovell
Browse the full ETS paper archive.