Skip to content

Design Automation Conf

DAC

A*

CORE rank

CORE rank (raw)

A*

Fields of research

Computer Systems Engineering

Papers indexed

9,166

1964–2025

Papers per year

1964456 peak2025

DAC papers

9,166 records sourced from DBLP. Search titles, filter by year, sort by recency.

YearTitleAuthors
2025Dual-Issue Execution of Mixed Integer and Floating-Point Workloads on Energy-Efficient In-Order RISC-V Cores.Luca Colagrande, Luca Benini
2025ArbiterQ: Improving QNN Convergency and Accuracy by Applying Personalized Model on Heterogeneous Quantum Devices.Tianyao Chu, Siwei Tan, Liqiang Lu, Jingwen Leng, Fangxin Liu, Congliang Lang, Yifan Guo, Jianwei Yin
2025Late Breaking Results: Utilization of Hybrid Threshold-Voltage Flip-flops for Power Recovery.Sehyeon Chung, Hyun-chul Hwang, Byung-Su Kim, Jaeha Lee, Kunhyuk Kang, Taewhan Kim
2025Power-Grid Structure Exploration with Unified Sequence-based Learning Framework.Yi-Lin Chuang, Hao-Wei Chan, Chih-Yun Yen, Shih-An Hsieh, Ching-Feng Chen, Sheng-Te Lai
2025Chameleon-SAT: An Adaptive Boolean Satisfiability Accelerator Using Mixed-Signal In-Memory Computing for Versatile SAT Problems.Iris Ying Chou, Hao Kong, Yi Huang, Jianfeng Zhu, Wenping Zhu, Shaojun Wei, Aoyang Zhang, Leibo Liu
2025ZXNet: ZX Calculus-Driven Graph Neural Network Framework for Quantum Circuit Equivalence Checking.Navnil Choudhury, Ameya S. Bhave, Kanad Basu
2025DBC: Drift-aware Binary Code for Drift-tolerant Deep Neural Networks.Insu Choi, Jaeyong Chung, Joon-Sung Yang
2025Late Breaking Results: Scalable GPU-Friendly Parallelization for Sweep-Based Maze Routing.Cheng-Yu Chiang, Zong-Ying Cai, Chao-Chi Lan, Yan-Jen Chen, Yang Hsu, Yao-Wen Chang, Hung-Ming Chen
2025GSIM: Accelerating RTL Simulation for Large-Scale Designs.Lu Chen, Dingyi Zhao, Zihao Yu, Ninghui Sun, Yungang Bao
2025April: Accuracy-Improved Floating-Point Approximation For Neural Network Accelerators.Yonghao Chen, Jiaxiang Zou, Xinyu Chen
2025PatLabor: Pareto Optimization of Timing-Driven Routing Trees.Zhiyang Chen, Hailong Yao, Xia Yin
2025Configurable DSP-Based CAM Architecture for Data-Intensive Applications on FPGAs.Yao Chen, Feng Yu, Di Wu, Weng-Fai Wong, Bingsheng He
2025GPart: A GNN-Enabled Multilevel Graph Partitioner.Magi Chen, Ting-Chi Wang
2025Anchor First, Accelerate Next: Revolutionizing GNNs with PIM by Harnessing Stationary Data.Jiaxian Chen, Yuxuan Qi, Yongbiao Zhu, Jianan Yuan, Kaoyi Sun, Tianyu Wang, Chenlin Ma, Yi Wang
2025Move Less, Retrieve Fast: A Retrieval-in-Memory Architecture for Language Models.Jiaxian Chen, Yuxuan Qi, Jianan Yuan, Kaoyi Sun, Tianyu Wang, Chenlin Ma, Yi Wang
2025A Fast, Iterative Clock Skew Scheduling Algorithm with Dynamic Sequential Graph Extraction.Shijian Chen, Yihang Qiu, Biwei Xie, Mingyu Chen, Xingquan Li
2025NeuralMesh: Neural Network For FEM Mesh Generation in 2.5D/3D Chiplet Thermal Simulation.Pengju Chen, Dan Niu, Dekang Zhang, Wenhao Wang, Depeng Xie, Zhou Jin, Wei W. Xing, Lei He
2025RUPlace: Optimizing Routability via Unified Placement and Routing Formulation.Yifan Chen, Jing Mai, Zuodong Zhang, Yibo Lin
2025Maximizing Energy Efficiency in Spiking Neural Networks: A Dynamic Joint Pruning Framework.Shuo Chen, Zeshi Liu, Haihang You
2025Late Breaking Results: Warpage-Aware Generative Floorplanning for Reliable Advanced Packaging.Min-Hung Chen, Cheng-Yen Li, Chuan-Chi Su, Yao-Wen Chang, Tung-Chieh Chen
2025SAGA: A Memory-Efficient Accelerator for GANN Construction via Harnessing Vertex Similarity.Ruiyang Chen, Xueyuan Liu, Chunyu Qi, Yuanzheng Yao, Yanan Sun, Xiaoyao Liang, Zhuoran Song
2025AttenPIM: Accelerating LLM Attention with Dual-mode GEMV in Processing-in-Memory.Liyan Chen, Dongxu Lyu, Zhenyu Li, Jianfei Jiang, Qin Wang, Zhigang Mao, Naifeng Jing
2025E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis.Chen Chen, Guangyu Hu, Cunxi Yu, Yuzhe Ma, Hongce Zhang
2025Clearance-Constrained PCB Global Placement with Heterogeneous Components.Yan-Jen Chen, Wei-Kai Huang, Chung-Ting Tsai, Chiao-Yu Ou, Yao-Wen Chang
2025EPOC: An Efficient Pulse Generation Framework with Advanced Synthesis for Quantum Circuits.Jinglei Cheng, Yuchen Zhu, Yidong Zhou, Hang Ren, Zhixin Song, Zhiding Liang
401425 of 9,166← PreviousNext →

Comparable venues

Other A*/A conferences filed under the same field of research.