Skip to content

IEEE International Conference on Computer Design

ICCD

C

CORE rank

CORE rank (raw)

C

Fields of research

Computer Systems Engineering

Papers indexed

3,768

1988–2025

Papers per year

1988128 peak2025

ICCD papers

3,768 records sourced from DBLP. Search titles, filter by year, sort by recency.

YearTitleAuthors
2018A Timing Side-Channel Attack on a Mobile GPU.Elmira Karimi, Zhen Hang Jiang, Yunsi Fei, David R. Kaeli
2018Using Machine Learning to Predict Path-Based Slack from Graph-Based Timing Analysis.Andrew B. Kahng, Uday Mallappa, Lawrence K. Saul
2018Training Neural Networks with Low Precision Dynamic Fixed-Point.Sujeong Jo, Hanmin Park, Gunhee Lee, Kiyoung Choi
2018Pensieve: a Machine Learning Assisted SSD Layer for Extending the Lifetime.Te I, Murtuza Lokhandwala, Yu-Ching Hu, Hung-Wei Tseng
2018Forca: Fast and Atomic Remote Direct Access to Persistent Memory.Haixin Huang, Kaixin Huang, Litong You, Linpeng Huang
2018Power Grab in Aggressively Provisioned Data Centers: What is the Risk and What Can Be Done About It.Xiaofeng Hou, Luoyao Hao, Chao Li, Quan Chen, Wenli Zheng, Minyi Guo
2018SGXlinger: A New Side-Channel Attack Vector Based on Interrupt Latency Against Enclave Execution.Wenjian He, Wei Zhang, Sanjeev Das, Yang Liu
2018Power-Efficient ReRAM-Aware CNN Model Generation.Maedeh Hemmat, Azadeh Davoodi
2018CART: Cache Access Reordering Tree for Efficient Cache and Memory Accesses in GPUs.Yongbin Gu, Lizhong Chen
2018Lattice-Traversing Design Space Exploration for High Level Synthesis.Lorenzo Ferretti, Giovanni Ansaloni, Laura Pozzi
2018Synchronization of Ring-Based Resonant Standing Wave Oscillators for 3D Clocking Applications.Andrew J. Douglass, Sunil P. Khatri
2018Accelerating Synchronization in Graph Analytics Using Moving Compute to Data Model on Tilera TILE-Gx72.Halit Dogan, Masab Ahmad, Jos A. Joao, Omer Khan
2018Heuristic Approximation of Early-Stage CNN Data Representation for Vision Intelligence Systems.Jinhang Choi, Jack Sampson, Vijaykrishnan Narayanan
2018R-Accelerator: A Reconfigurable Accelerator with RRAM Based Logic Contraction and Resource Optimization for Application Specific Computing.Zhengyu Chen, Hai Zhou, Jie Gu
2018Reverse Engineering of Split Manufactured Sequential Circuits Using Satisfiability Checking.Suyuan Chen, Ranga Vemuri
2018DEC-NoC: An Approximate Framework Based on Dynamic Error Control with Applications to Energy-Efficient NoCs.Yuechen Chen, Md Farhadur Reza, Ahmed Louri
2018Towards Efficient Microarchitecture Design of Simultaneous Localization and Mapping in Augmented Reality Era.Huixiang Chen, Yuting Dai, Rui Xue, Kan Zhong, Tao Li
2018Parameterized Posit Arithmetic Hardware Generator.Rohit Chaurasiya, John L. Gustafson, Rahul Shrestha, Jonathan Neudorfer, Sangeeth Nambiar, Kaustav Niyogi, Farhad Merchant, Rainer Leupers
2018Analysis and Characterization of Ultra Low Power Branch Predictors.Athanasios Chatzidimitriou, George Papadimitriou, Dimitris Gizopoulos, Shrikanth Ganapathy, John Kalamatianos
2018Array Tracking Prefetcher for Indirect Accesses.Mustafa Cavus, Resit Sendag, Joshua J. Yi
2018Hardware-Based Probabilistic Threat Detection and Estimation for Embedded Systems.Nadir Amin Carreon, Sixing Lu, Roman Lysecky
2018DR DRAM: Accelerating Memory-Read-Intensive Applications.Yuhai Cao, Chao Li, Quan Chen, Jingwen Leng, Minyi Guo, Jing Wang, Weigong Zhang
2018Trading Off Temperature Guardbands via Adaptive Approximations.Behzad Boroujerdian, Hussam Amrouch, Jrg Henkel, Andreas Gerstlauer
2018A Plain-Text Incremental Compression (PIC) Technique with Fast Lookup Ability.Kunal Bharathi, Harsh Kumar, Abbas A. Fairouz, Ahmad Al Kawam, Sunil P. Khatri
2018RETUNES: Reliable and Energy-Efficient Network-on-Chip Architecture.Padmaja Bhamidipati, Avinash Karanth
751775 of 3,768← PreviousNext →

Comparable venues

Other A*/A conferences filed under the same field of research.