Clock tree optimization in synchronous CMOS digital circuits for substrate noise reduction using folding of supply current transients.

Mustafa Badaroglu, Kris Tiri, Stphane Donnay, Piet Wambacq, Hugo De Man, Ingrid Verbauwhede, Georges G. E. Gielen

Browse the full DAC paper archive.