TSV stress aware timing analysis with applications to 3D-IC layout optimization.

Jae-Seok Yang, Krit Athikulwongse, Young-Joon Lee, Sung Kyu Lim, David Z. Pan

Browse the full DAC paper archive.