Vertically-stacked double-gate nanowire FETs with controllable polarity: from devices to regular ASICs.

Pierre-Emmanuel Gaillardon, Luca Gaetano Amar, Shashikanth Bobba, Michele De Marchi, Davide Sacchetto, Yusuf Leblebici, Giovanni De Micheli

Browse the full DATE paper archive.