A rapid prototyping system for error-resilient multi-processor systems-on-chip.

Matthias May, Norbert Wehn, Abdelmajid Bouajila, Johannes Zeppenfeld, Walter Stechele, Andreas Herkersdorf, Daniel Ziener, Jrgen Teich

Browse the full DATE paper archive.