Layout to Logic Defect Analysis for Hierarchical Test Generation.

Maksim Jenihhin, Jaan Raik, Raimund Ubar, Witold A. Pleskacz, Michal Rakowski

Browse the full DDECS paper archive.