DFT Techniques For Efficient 3D IC Interconnect Test For Chiplet and Multi-Die Package.

Anshuman Chandra, Chi-Chun Yang, Quoc Phan, Martin Keim

Browse the full ETS paper archive.