Test configuration minimization for the logic cells of SRAM-based FPGAs: a case study.

Michel Renovell, Jean-Michel Portal, Joan Figueras, Yervant Zorian

Browse the full ETS paper archive.