Skip to content

A general approach for identifying hierarchical symmetry constraints for analog circuit layout.

Kishor Kunal, Jitesh Poojary, Tonmoy Dhar, Meghna Madhusudan, Ramesh Harjani, Sachin S. Sapatnekar

VenueAICCAD
Year2020
ProceedingsICCAD

Browse the full ICCAD paper archive.