On Transistor Level Gate Sizing for Increased Robustness to Transient Faults.

Jos Manuel Cazeaux, Daniele Rossi, Martin Omaa, Cecilia Metra, Abhijit Chatterjee

Browse the full IOLTS paper archive.