Scalable Gate-Level Models for Power and Timing Analysis.

Mustafa Badaroglu, Geert Van der Plas, Piet Wambacq, Stphane Donnay, Georges G. E. Gielen, Hugo De Man

Browse the full ISCAS paper archive.