Skip to content

Selection of potentially testable path delay faults for test generation.

Atsushi Murakami, Seiji Kajihara, Tsutomu Sasao, Irith Pomeranz, Sudhakar M. Reddy

VenueAITC
Year2000
ProceedingsITC

Browse the full ITC paper archive.