Skip to content

IS-FPGA : a new symmetric FPGA architecture with implicit scan.

Michel Renovell, Penelope Faure, Jean-Michel Portal, Joan Figueras, Yervant Zorian

VenueAITC
Year2001
ProceedingsITC

Browse the full ITC paper archive.