IS-FPGA : a new symmetric FPGA architecture with implicit scan.
Michel Renovell, Penelope Faure, Jean-Michel Portal, Joan Figueras, Yervant Zorian
Browse the full ITC paper archive.
Michel Renovell, Penelope Faure, Jean-Michel Portal, Joan Figueras, Yervant Zorian
Browse the full ITC paper archive.