Clock control architecture and ATPG for reducing pattern count in SoC designs with multiple clock domains.

Tom Waayers, Richard Morren, Xijiang Lin, Mark Kassab

Browse the full ITC paper archive.