Skip to content

On Minimization of Test Application Time for RAS.

Raghavendra Adiga, Gandhi Arpit, Virendra Singh, Kewal K. Saluja, Hideo Fujiwara, Adit D. Singh

Year2010
ProceedingsVLSI Design

Browse the full VLSID paper archive.