An Area and Configuration-Bit Optimized CLB Architecture and Timing-Driven Packing for FPGAs.

Vivek Garg, Vikram Chandrasekhar, Milagros Sashiknth, V. Kamakoti

Browse the full VLSID paper archive.