A Framework for Cost vs. Performance Tradeoffs in the Design of Digital Signal Processor Cores.

Karthikeyan Madathil, Jagdish C. Rao, Subash Chandar G., Amitabh Menon, Avinash K. Gautam, Amit M. Brahme, H. Udayakumar

Browse the full VLSID paper archive.