False Path and Clock Scheduling Based Yield-Aware Gate Sizing.

Jeng-Liang Tsai, Dong Hyun Baik, Charlie Chung-Ping Chen, Kewal K. Saluja

Browse the full VLSID paper archive.