A Modified Clock Scheme for a Low Power BIST Test Pattern Generator.

Patrick Girard, Los Guiller, Christian Landrault, Serge Pravossoudovitch, Hans-Joachim Wunderlich

Browse the full VTS paper archive.